The Dependence of Physical Memory Footprint of Processor on the Applications
DOI:
https://doi.org/10.51983/ajcst-2013.2.2.1724Keywords:
Intel Nehalem, Processor performance, Software footprint, SPEC2000, VTune2013Abstract
Recently, with growing the gap between processors and memory speeds, parallel performance on chip multicore processors becomes more attractive for filling up this gap. In this direction, calculating the Cycle Per Instructions (CPI) and its relationship with cache miss ratio is important. In this paper, impact of cache usage on Intel i5–460M processor by SPEC CPU2000 with fixed point operations is investigated. At first, the model of the memory hierarchy is under discussion. Afterwards, dependency of cache memory usage is discussed. In part IV and V, regression analysis of data and results are considered. Experiments exploited VTune 2013 counters demonstrate that switching off particular caches depended on kind of application enhances processor performance.
References
A.Tanenbaum,Modern Operating Systems,2nd ed.,New Jersey, USA: Prentice Hall, 2001.
J. S.Liptay,“Structural aspects of the system/360 model 85,”IBM Systems Journal, Part II: The Cache, vol.7, pp. 15–21, 1968.
J.Hennessy and D. Patterson,Computer Architecture: A Quantitative Approach, 5nd ed., Philadelphia, USA: Elsevier, 2011.
A. J.Smith,“Cache memories,”Journal ACM Computing Surveys, vol.14, no. 3, pp. 473–530, 1982.
A.Agraval and J. Hennessy,ACM Transactions on Computer Systems, 7nd ed., vol. 7, pp. 864–871, N2, 1989.
A. Phansalkar,A.Joshi,L.EeckhoutandL. K.John,“Measuring program similarity: Experiments with SPEC CPU benchmark suites,” Proc.IEEE International Symposium on Performance Analysis of Systems and Software, 2005, Austin, TX, pp. 10–20.
O. A. V. ElMostapha,J. Woodli,C.YountandK. A.Doshi,“On the comparison of regression algorithms for computer architecture performance analysis of software applications,” Proc.IEEE International Symposium on Performance Analysis of Systems and Software, 2008, pp. 179–190.
J. K.Rai, A. Negi, R. Wankar and K. D. Nayak, “Characterizing L2 cache behavior of programs on Multi–core processors: Regression models and their transferability,” International Journal of Computer Information Systems and Industrial Management Applications, vol.2, pp. 212–221, 2010.
P. J. Joseph,K.WasvaniandM. J.Thazhuthaveetil, “Construction and use of linear regression models for processor performance analysis,” The Twelfth International Symposium on High–Performance Computer Architecture, 2006, pp. 99–108.
G. E. Suh, S.Devadasand L. Rudolph,“Analytical cache models with applications to cache partitioning,” International Conference on Supercomputing, Sorrento, Italy, 2001, pp. 1–12.
Y. Zheng, T. Brian and D. M. Jordan,“Performance evaluation of exclusive cache hierarchies,”IEEE International Symposium on Performance Analysis of Systems and Software, 2004, pp. 89–96.
K.Kasperski, Technique of Program Optimization, 1st ed.,Saint Petersburg: A–List Publishing, 2003.
( 2 0 0 0 ) T h e S P E C w e b s i t e . [ O n l i n e ] . Av a i l a b l e : 6http://www.spec.org/.
(2013) The Intel website. [Online].Available: http://software.intel.com/ en–us/intel–vtune–amplifier–xe.
(2013) The Intel website. [Online].Available: http://www.intel.com/ content/www/us/en/architecture–and–technology/64–ia–32–architectu res–software–developer–vol–3b–part–2–manual.html.
A. A. Afifi and S. P. Azen, Statistical Analysis: A Computer Oriented Approach,New York, USA: Academic Press, 1979.
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2013 The Research Publication
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
